Design and Implementation of a Chip Multiprocessor with an Efficient Multilevel Cache System. JST [Internet]. 2015 Dec. 11 [cited 2025 Jul. 20];20(2):22-34. Available from: https://journals.ust.edu/index.php/JST/article/view/937