[1]
A. El-Kustaban and A. Qahtan , Trans., “Design and Implementation of a Chip Multiprocessor with an Efficient Multilevel Cache System”, JST, vol. 20, no. 2, pp. 22–34, Dec. 2015, doi: 10.20428/jst.v20i2.937.