Design and Implementation of a Chip Multiprocessor with an Efficient Multilevel Cache System. JST. 2015;20(2):22-34. doi:10.20428/jst.v20i2.937