Design and Implementation of a Chip Multiprocessor With an Efficient Multilevel Cache System. JST 2015, 20 (2), 22-34. https://doi.org/10.20428/jst.v20i2.937.